Design and Implementation of a 10-bit SAR ADC with A Programmable Reference
نویسنده
چکیده
This paper presents the development of a 38.5 kS/s 10-bit programmable reference SAR ADC which is in MIMOS’s 0.35 μm CMOS process. The design uses a resistive DAC, a dynamic comparator with pre-amplifier and logic to create 10 effective bits ADC. A programmable reference circuitry allows the ADC to operate with different input ra 0.6 V to 2.1 V. The ADC consumed less than 7.5 mW power with a 3 V supply. Keywords—Successive Approximation Register Analog Digital Converter, SAR ADC, Resistive DAC Reference.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملImplemented 5-bit 125-MS/s Successive Approximation Register ADC on FPGA
Implemented 5-bit 125-MS/s successive approximation register (SAR) analog to digital converter (ADC) on FPGA is presented in this paper.The design and modeling of a high performance SAR analog to digital converter are based on monotonic capacitor switching procedure algorithm .Spartan 3 FPGA is chosen for implementing SAR analog to digital converter algorithm. SAR VHDL program writes in Xilinx ...
متن کاملDesign and Implementation of SAR ADC
The successive approximation register analog to digital converter (SAR ADC) technique is not yet mature in China mainly because of the imperfect analog module of the SAR ADC. The purpose of this design was to optimize the analog module by designing and making a 8-bit 1MHz SAR ADC and testing a 12-bit SAR ADC theoretically and by simulation. The design of the 1MHz SAR DAC, which consists of anal...
متن کاملDesign and Implementation of Sub Modules of Successive Approximation Register A/D Converter
Abstract — This paper describes the implementation of a 8-bit 50 MS/s SAR ADC using 180nm TSMC CMOS VLSI Process in Mentor Graphics. Here main building blocks of SAR ADC lik e comparator, sample and hold, SAR Register and DAC are implemented. The supply voltage for this SAR ADC is ±1.8 V. The simulation result shows speed of 50 MHz achieved with input frequency of 1 MHz and power dissipation of...
متن کامل2MS/s SPLIT SAR ADC USING 0.18um CMOS TECHNOLOGY
This paper focuses on Design and Implementation of 10 Bit, 2MS/s successive approximation Register (SAR) Analog to digital converter (ADC) using Split DAC architecture. This SAR ADC architecture is designed and simulated using GPDK 0.18um CMOS technology. It consists of different blocks like sample and hold, comparator, Successive Approximation Register (SAR) and Split Digital to analog convert...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015